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Abstract- This paper presents a phase shifting method to
adjust the combined output voltage of two Hybrid Loaded
Resonant Converters connected in parallel. The method
implements a fixed switching frequency and hence it is
particularly useful in applications such as medical
instrumentation where audible noise is not desirable. The design
and analysis of parallel Hybrid Resonant Converters operating in
discontinuous conduction mode using the phase shifting method
will be described. Computer simulation to prove the feasibility of
the phase shifting method in the design example will also be
provided. Analysis of the characteristics of the output voltage
produced by phase shifting control along with the steady state
output analysis of the hybrid loaded resonant converters will also
be discussed.
I. INTRODUCTION
Loaded resonant converters are typically used in high-
voltage at medium power applications and have the advantages
due to their soft-switching characteristics. Because the circuit
can deliver the output power either intermittently or
continuously, the loaded resonant converters may be operated
in either continuous (CCM) or discontinuous conduction mode
(DCM). The DCM operation allows for low switching losses,
resulting from naturally commutating semiconductor devices
under sinusoidal current waveforms. There are two basic
topologies for the loaded resonant converters: series loaded
resonant converter and parallel loaded resonant converter [2].
Each type possesses both advantages and drawback over the
other. One topology that will combine the advantages of both
types of the converter is the Hybrid Resonant Converter
(HRC). HRC is a versatile topology because when used in
DCM, it takes on the properties of both the Series Load
Resonant Converter (SRC) and Parallel Load Resonant
Converter (PRC). For instance, the HRC minimizes its
switching losses since zero level current switching can be used
while the converter operates at no-load [3]. The provision of
current limiting under short-circuit condition while still acting
as a voltage source is another benefit of using HRC [4].
In this paper the parallel operation of two HRCs both
running in DCM is investigated. The output voltages from the
converters are combined and varied to adjust the output power.
Traditionally, the output power from loaded resonant converter
is adjusted by varying the switching frequency. This method,
while simpler, may be prone to audible noise when the
frequencies used fall within audible range. This is not an
acceptable condition for many applications such as the medical
applications. The phase-shifting control scheme offers to
overcome this potential problem with switching frequency
control to adjust the output power. The phase shifting control
entails the use of two HRC in parallel and to vary their
combined output voltage by changing the 'phase' between the
two converters. The output voltage may be varied from
essentially zero, when the two converters are completely out-
of-phase, to twice the output voltage of one of the converters,
when both converters are in phase. This outcome can be
generated as long as the ac output voltage of each converter is
combined before it is rectified and filtered.
Operating two converters in parallel allows for a constant
switching frequency as well as a constant duty-cycle. The
constant switching frequency avoids the need to vary switching
frequency and hence will prevent converter's operation in the
audible range. The constant duty cycle gives the advantage of a
simpler switching signal control circuitry.
In this paper, the design, analysis, and simulation of
phase-shifting control in two HRC in parallel operating in
DCM will be presented. The combined output voltage from
both converters is varied using phase variation while
maintaining the steady-state characteristics of the individual
HRC. A comparison of frequency and phase variation, as well
as any additional advantages and disadvantages of the design
will also be discussed.
II. ANALYSIS AND DESIGN
Figure 1 shows the power stage of a dc-dc hybrid loaded
resonant converter. The operation of the converter depends on
how the resonant inductor current behaves: Continuous
Conduction Mode (CCM) or Discontinuous Conduction Mode
(DCM). For the best soft-switching characteristics, DCM is
usually chosen over the CCM. The DCM occurs when there is
a discontinuity in resonant inductor current, i.e. the current
stays at zero for a finite amount of time. This discontinuity is
the key to having an adjustable output. The longer time the
resonant inductor stay at zero the less the output voltage will
be. This type of control can be achieved by adjusting the
switching frequency of the converter.
In this section, a design example involving two HRCs with
half-bridge topology to produce 100kV and 1OmA at the output
will be presented. Figure 2 shows the parallel connection of
two HRCs. The 100 kV was chosen since this would provide a
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example for medical applications (such as x-ray
generator). The 1 OmA was selected to yield a 1 kW maximum
output power of the converter which falls within the medium
power category. The converters are designed to operate at 25
kHz in DCM with a three-phase 48OVm,, input voltage. The 25
kHz was selected to be the switching frequency since it is
above the audible frequency range for human. As shown in
Figure 2, following the transformer, a multi-stage capacitor-
diode voltage multiplier is implemented to further boost the
output voltage to the desired value. The output ripple will be
minimized by using a filter to remove the 25 kHz component.
in the HRC, with values of 321 V each. The following explains
calculations of some of components in the circuit.
B. Resonant Components
The HRC has the ability to operate in three different
modes: continuous conduction below the resonant frequency,
continuous conduction above the resonant frequency, and
discontinuous conduction. Due to more superior soft switching
characteristics, the converter will be operated in DCM. The
converter's switching frequency must then be less than half the
resonant frequency fo.
fs <to/2 (3)
The resonant frequency is calculated initially by finding
the equivalent capacitance C, of C, and Cp connected in series
[1] and seen in Figure 3.
Figure 1. Hybrid Resonant Loaded Converters
C= (Cs .Cp)(Cs + Cp) (4)
The equivalent inductance L would be calculated based on the
series inductance and any parasitic inductances due to the
transformer windings. However an ideal transformer model
will be used in subsequent simulations, therefore L, will be
assumed to equal L.
Vd C
Figure 3. Equivalent Resonant Circuit
C. Transformer Selection
Figure 2. Parallel Connection of Hybrid Resonant Loaded Converters
A. Input Stage
The following equations are used to calculate the rectified
dc voltage produced by a three-phase line-to-line 480Vm,.
input.
Ad 'T24VT Tcos wt d(wt)6
JV½LL
Vd= d135V
;T/3 (2)
Equation (2) reveals that with a 480Vm,, line to line voltage, the
expected dc input voltage to the converter is 1.35*480V
648V. Assuming the ripple of the dc input is very small, the dc
input will therefore be represented by two dc voltage sources in
place of the dc-blocking capacitors and diode, generally found
The challenge in selecting an appropriate transformer for
simulation lies in selecting the proper turns-ratio to generate a
large output voltage, while minimizing the leakage inductance
which may help in increasing efficiency [1]. In order to reach
an output voltage of roughly lOOkV, eight stages of doublers
will be used (the multiplier circuit will be discussed more
thoroughly in the next section) to supplement the converters
and transformer, leading to a minimum output voltage of 391V
before the multiplier stage. The turn ratio will be based on
knowing this fact, as well as the performance of the circuit.
D. Multiplier and Filter Stage
As shown in Figure 1, a multiplier circuit is being
implemented to boost the output voltage. This derivation is
used to take advantage of the phase-shifted voltage waveforms
by summing the ac output waveforms from each converter
before the multiplier circuit, thus utilizing phase shifting to
control the output voltage level. To keep the turns ratio close to
a practical value, it was found that 17 stages of the Capacitor-
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are needed to get the required output voltage as shown
in Figure 2.
To reduce a voltage ripple at the multiplier output, an LC
low-pass filter was added as a final stage to the multiplier
circuit. The following is a design procedure used to integrate a
filter capable of eliminating the converter's switching
frequency of 25 kHz. The transfer function values of the
inductance and capacitance can be found in terms of frequency.
With the attenuation set to 40 decibels, the frequency to 25
kHz, either the inductance value or the capacitance value can
be used as to the remaining variable. The following equations
demonstrate the process mathematically.
-out
V/in rk)L+ coC jKo
(5)
current and hence zero output voltage or power. Figures 6 and
7 show that the output voltage when the phase-shifts are zero
and 144 degrees respectively. These phase shifts in turn may
produce an output voltage that can be varied from 22kV to
100kV.
If I\
cow2LC-1
decl =2
diecibels =20 log °/ v
(6)
(7)
Using equation (7), we can then determine the filter capacitor
value given the switching frequency and filter inductor value.
As an example, with a switching frequency (fQ) of 25 kHz and
filter inductance (Lf) of 100pfH, the filter capacitance (Cf) is
equal to 40.934 &F.
III. SIMULATION RESULTS
Simulation results will be used to verify the following: the
design is operating in DCM, the output voltage can be varied
by phase-shifting, and that the inherent characteristics of the
HRC are maintained. Additionally, analysis of any advantages
and disadvantages of the design will be brought to attention.
To accomplish these objectives, a computer simulation of the
circuit shown in Figure 1 was conducted using OrCAD
schematics.
Operating the HRC in DCM allows the switch to be
operated so the voltage across and or the current through it is
zero at the switching instant, eliminating switching losses. The
first obstacle in simulating the converter then, is to ensure its
operation in DCM at the desired switching frequency of 25
kHz.
Parallel operation can be used to change the output voltage
by changing the 'phase' between two converters. This is done
by introducing a delay angle in the switching control signal to
one of the converter such that the resonant inductor current of
one converter as shown in Figure 1 will be lagging with respect
to the resonant inductor current of the other converter. As an
example, Figure 4 shows the resonant inductor current at zero
degree while Figure 5 shows the same current at 180 degrees.
Theoretically, adding the two currents will yield a zero output
_~~~~~~~~~~~~ Ielime
T. D T. D.
Figure 4. Resonant Inductor Current showing DCM operation at 0 degree
T. D0 T. D.
Figure 5. Resonant Inductor Current showing DCM operation at 1800
Frequency variation is traditionally used as the method to
control the output voltage level. Assuming the converters were
to use frequency variation, it would operate at frequencies
lower than /2 f, to vary the output voltage from 22kV to 110kV
and still remain in DCM. Figure 8 plots the output power vs.
both switching frequency control and phase-shift control. In
order to maintain the output power within the range produced
by phase-variation, the frequency must be varied between 10
and 25 kHz. This poses a major problem since it overlaps well
with the audible frequency range (10 to 20 kHz). The
switching would occur far from 3.5 to 4 kHz range the human
ear has peak sensitivity to; however, switching would occur
near another enhanced sensitivity region at about 13.5 kHz [5].
With the converter operating at a switching frequency of
25 kHz the design has both the excellent voltage regulation
known to PRC as shown in Figure 9 and the current limiting
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known to SRC as shown in Figure 10. Figure 9 shows
when the design is operated in DCM, it acts as a voltage source
as evidenced from the merging plots. This means that although
the load resistance and therefore load current was changed, the
circuit will still maintain its rated output voltage, i.e. ideal load
regulation. As in any other power supply, a very good load
regulation is desired to maintain a stable output voltage at
various load power condition. Figure 9 further illustrates that
when the converter began to operate in continuous conduction
mode, the load regulation worsened as exhibited by the
circuit's performance beyond w,/wO 0.5 and as evidenced by
the splitting plots.
12K1
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Figure 8. Output Voltage vs. Phase-Shift & Switching Frequency
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Figure 6. Output Voltage with phase-shift of O0
0.sooo
o oo
Time
Figure 7. Output Voltage with phase-shift of 144°
Figure 10 shows the current limiting characteristics of the
HRC. To obtain this, a dc voltage source was used to model the
load such that the output voltage can be varied to get the output
current data. Unlike when the design operates in CCM, in
DCM the design limits the current flow through the load
independent of output voltage. This current limiting
characteristic means that the converter has an inherent short
circuit protection. This would simplify output or load
protection circuitry.
0.250 0500 0.750
- - Output Curent 0.4 - OutputQuAent O -Output Curent 1 0
Figure 9. Voltage Source Characteristic of the HRC
Although to this point, phase variation appears to be
advantageous, it has its problems, namely its effect on the
output ripple. When comparing Figure 6 to 7 it is evident that
the output ripple is significantly larger when the phase between
the two converters is increased. Figure 11 shows that for an
increase in phase, there is a near linear increase in output
ripple. Furthermore, total harmonic distortion of the output
voltage was also measured and it is larger as the phase shift is
increased as shown in Figure 12. Fourier analysis of the output
current shows that as the phase is increased, the dc component
becomes smaller in magnitude. Consequently, components at
higher frequencies are larger, relative to the dc component,
leading to a larger ripple. Another disadvantage to this
methodology is the need for two converters and consequently
twice the components. However, each converter could be
designed for only half of the voltage requirement necessary for
the overall system.
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demonstrated. The design and analysis were first
presented and the phase-shifting control was then verified
using computer simulation. The result shows that the phase
shifting control is able to provide a smooth output voltage
adjustment while the converter's switching frequency remains
the same. Furthermore, the result also shows that the hybrid
converter retains the benefits coming from both the series and
7 the parallel loaded resonant circuits.
0J)00 0100 0.200 0 300 0.400 0.500 0J00 0 700 0.80)
F . L C=04a-rceO=OB
Figure 10. current Limiting Characteristic of the HRC
so
a)
O)s
LdL
Phase-Shift [Degrees]
Figure 13. Converter's Efficiency vs. Phase-Shift
O 20 40 ;0 80 100
Phse Iift[(Degrees)
Figure I 1. Output Ripple vs. Phase-Shift
0 2040 S0 0 1 00 20 40 S0 $0
Phase-Shit (degrees)
Figure 12. THD of output voltage vs. Phase-Shift
IV. CONCLUSIONS
In this paper, the phase shifting control to adjust the output
voltage of two Hybrid Resonant loaded converters connected
in parallel and operating in discontinuous conduction mode has
There are however disadvantages associated with the
phase shifting method. The combined output voltage of the
parallel hybrid converters exhibited an increase in output ripple
when the phase control was increased between them. This
disadvantage was shown to be caused by the reduction in the
magnitude of the dc component as phase was increased.
Consequently, the overall efficiency of the converter will also
worsen as phase-shift is increased as shown in Figure 13..
Nevertheless, the parallel hybrid converters with phase-shifting
control provide an effective alternative to frequency-variation
and other resonant topologies in applications where audible
noise is a concern. Further work is currently undergoing to
build a 1-kV hardware prototype of the circuit to further prove
the phase-shifting control. Results of this hardware test will be
reported in future ISIE conference.
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